FORM PTO-1449 (modified)
To: U.S. Department of Commerce
(PW FORM PAT-1449)
Patent and Trademark Office

Atty. Dkt. No.	M#	Client Ref.
	0290549	P(US)2001-201

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Applicant: SAVARIA et al.

Appln. No.: 10/023, 478

Filing Date: December 20, 2001

Date: May 30, 2002 Page 1 of 1

Examiner: Group Art Unit: 2811

U.S. PATENT DOCUMENTS

Examiner's Initials*		Document Number	Date MM/YYYY	Name (Family Name of First Inventor)	Class	Sub Class	Filing Date (if appropriate)
DM	AR	5,101,347	03/1992	BALAKRISHNAN et al.			
DM	BR	5,815,031	09/1998	TAN et al.			
DM	CR	5,886,943	03/1999	SEKIGUCHI et al.			
DM	DR	5,892,981	04/1999	WIGGERS			
DM	ER	5,994,766	11/1999	SHENOY et al.			
DM	FR	5,994,946	11/1999	ZHANG			
DM	GR	6,008,705	12/1999	GHOSHAL			
DM	HR	6,015,300	01/2000	SCHMIDT, JR. et al.			
DM	IR	6,081,146	06/2000	SHIOCHI et al.			
DM	JR	6,110,221	08/2000	PAI et al.			
DM	KR	6,114,890	09/2000	OKAJIMA et al.			
DM	LR	6,184,702 B1	02/2001	TAKAHASHI et al.			

FOREIGN PATENT DOCUMENTS		Document Number	Date MM/YYYY	Country	Inventor Name		English Abstract Enc	English Abstract No	Translation Readily Available Enc	Translation Readily Available No

OTHER (Including in this order Author, Title, Periodical Name, Date, Pertinent Pages, etc.)		
DM	MR	Ismail et al., Repeater Insertion in Tree Structured Inductive Interconnect, Proceedings of the 1999 International Conference on Computer-aided Design, November 1999, pp. 420-424.
DM	NR	Ismail et al., Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits, Proceedings of the 36th ACM/IEEE Conference on Design Automation Conference, June 1999, 4 pages.
DM	OR	Alpert et al., Buffer Insertion With Accurate Gate and Interconnect Delay Computation, Proceedings of the 36th ACM/IEEE Conference on Design Automation Conference, June 1999, 6 pages.
DM	PR	Alpert et al., Buffer Insertion for Noise and Delay Optimization, Proceedings of the 35th annual conference on Design Automation Conference, May 1998, pp. 362-367
DM	QR	Davari et al., CMOS Scaling for High Performance and Low Power - The Next Ten Years, Proceedings of the IEEE, vol. 83, No. 4, April 1995, pp. 595-606.
DM	RR	Nose et al., Two Schemes to Reduce Interconnect Delay in Bi-directional and Uni-directional Buses, 2001 Symposium on VLSI Circuits, Digest of Technical Papers, pp. 193-194.
DM	SR	PCB Design Guidelines for Reduced EMI, Texas Instruments, SZZA009, November 1999, pp. i-iv and 1-19.
DM	TR	Sato et al., A 5-Gbyte/s Data-Transfer Scheme With Bit-to-Bit Skew Control For Synchronous DRAM, IEEE Journal of Solid State Circuits, vol. 34, No. 5, May 1999, pp. 653-660.

Examiner [signature] Date Considered: 1/7/05

*EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.